



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/739,839	12/20/2000	Yusuke Kawasaki	1080.1088/JDH	3883
21171	7590	12/19/2005	EXAMINER	
STAAS & HALSEY LLP SUITE 700 1201 NEW YORK AVENUE, N.W. WASHINGTON, DC 20005			HENNING, MATTHEW T	
			ART UNIT	PAPER NUMBER
			2131	

DATE MAILED: 12/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/739,839

Applicant(s)

KAWASAKI ET AL.

Examiner

Matthew T. Henning

Art Unit

2131

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 28 September 2005.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-36 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-36 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12/20/2000 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

1                   This action is in response to the communication filed on 9/28/05.

2                                   **DETAILED ACTION**

3                                   *Response to Arguments*

4                   Applicants' arguments filed 9/28/2005 have been fully considered but they are not  
5   persuasive. Applicants argue primarily that:

6                   a.       Element 150 of Taguchi is not an internal circuit but instead a protective  
7   enclosure.

8                   b.       Taguchi did not disclose an internal bus line connecting the CPU to an internal  
9   device and extending externally and transferring an address and data.

10                  c.       Curran does not make up for the above failures of Taguchi.

11                  d.       Taguchi and Curran fail to disclose preventing illicit access to the internal  
12   memory via the external memory.

13                  e.       Taguchi did not disclose a ciphering pattern which does not encrypt the address or  
14   the data.

15                  Regarding applicants' argument a. that Element 150 of Taguchi is not an internal circuit  
16   but instead a protective enclosure, the examiner does not find the argument persuasive. The  
17   examiner has pointed to Element 150 of Fig. 31 to illustrate the boundary between the internal  
18   circuit and the external circuit, and is clearly not meant to represent the internal circuit itself.  
19   Therefore, the examiner does not find the argument persuasive.

20                  Regarding applicants' argument b. that Taguchi did not disclose an internal bus line  
21   connecting the CPU to an internal device and extending externally and transferring an address  
22   and data, the examiner does not find the argument persuasive. Fig. 1 of the present application

Art Unit: 2131

1 clearly shows that the bus, which extends externally (See Page 16 Paragraph 2 of the  
2 Specification), is equivalent to the circuitry of the combination of Taguchi and Curran. In  
3 Taguchi Fig. 31, the arrows indicating transfer of data in and out of the processing means 151 are  
4 equivalent to the “internal bus” that is shown in Fig. 1 elements 111 and 112 of the present  
5 invention. The arrows indicating transfer of data between elements 152, 153, 154, and 160 are  
6 equivalent to the “external bus” elements 110a. As such, the examiner does not find the  
7 argument persuasive.

8       Regarding applicants’ argument c. that Curran does not make up for the above failures of  
9 Taguchi, the examiner does not find the argument persuasive. See the responses with respect to  
10 arguments a and b.

11       Regarding applicants’ argument d. that Taguchi and Curran fail to disclose preventing  
12 illicit access to the internal memory via the external memory, the examiner does not find the  
13 argument persuasive. Taguchi disclosed that the invention was meant to fix the problems  
14 associated with caching data in a processor and then encrypting the data during writing to  
15 external memory (See Taguchi Col. 2 Line 55 Col. 3 Line 55). Taguchi further disclosed that  
16 before writing result data to the external memory, the data was encrypted (See Taguchi Col. 21  
17 Paragraph 7). It was well known that result data from a processor was placed in cache memory.  
18 Therefore, the contents of the cache memory was in fact protected from access via the external  
19 memory by encrypting the data prior to storing the data in the external memory. As such, the  
20 examiner does not find the argument persuasive.

Art Unit: 2131

1 Applicants' argument e. that Taguchi did not disclose a ciphering pattern which does not  
2 encrypt the address or the data, has been considered but are moot in view of the new ground(s) of  
3 rejection.

4 Claims 1-36 have been examined.

5 All objections and rejections not set forth below have been withdrawn.

6 *Drawings*

7 The drawings are objected to because Fig. 1 Element 214 recites "Desiphering" which is  
8 misspelled. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply  
9 to the Office action to avoid abandonment of the application. Any amended replacement drawing  
10 sheet should include all of the figures appearing on the immediate prior version of the sheet,  
11 even if only one figure is being amended. The figure or figure number of an amended drawing  
12 should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure  
13 must be removed from the replacement sheet, and where necessary, the remaining figures must  
14 be renumbered and appropriate changes made to the brief description of the several views of the  
15 drawings for consistency. Additional replacement sheets may be necessary to show the  
16 renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an  
17 application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet"  
18 pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will  
19 be notified and informed of any required corrective action in the next Office action. The  
20 objection to the drawings will not be held in abeyance.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

*A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.*

Claims 1-3, 6-22, and 25-36 rejected under 35 U.S.C. 103(a) as being unpatentable over Taguchi et al. (U.S. Patent Number 5,915,025) hereinafter referred to as Taguchi, and further in view of Curran et al. (U.S. Patent Number 4,525,599) hereinafter referred to as Curran.

Regarding claims 1, 11, 20, and 36 Taguchi disclosed an internal circuit (See Taguchi Fig. 31 the Elements within Element 150) including a CPU executing programs (Element 151), at least one internal device having a predetermined function (Elements 152-157) and a bus line connecting said CPU to said internal device (See connection from 151 to 153 and 154), extending externally (See connection from 153 and 154 to 160) and transferring an address and data (See Col. 8 Lines 55-59), wherein said internal circuit includes at least one internal memory as an internal device (See Taguchi Fig. 31 Element 155 and Col. 13 Paragraphs 2-4 wherein it is disclosed that the key supply stores keys and retrieves keys upon request. Further see Taguchi Col. 2 Line 55 Col. 3 Line 55 wherein it was disclosed that processors had cache memory).

Taguchi further disclosed an external circuit (Elements 161-166) provided externally of an externally extending portion of said bus line (See all elements below 160) and including at least one external device having a predetermined function (Elements 161-166), wherein said external circuit includes at least one external memory as an external device (See Taguchi Fig. 31

Art Unit: 2131

1 Element 161 and Col. 8 Lines 33-36 wherein it was disclosed that the external storage was RAM  
2 (Random Access Memory)).

3 Taguchi also disclosed that the internal circuit includes a ciphering section (Element 153)  
4 interposed at an entrance to an external side (See connection from 153 to 160) and ciphering the  
5 data on the bus line by ciphering patterns according to a plurality of regions divided from an  
6 address space allotted to entirety of said at least one external device (See Col. 8 Paragraph 5).

7 Taguchi further disclosed that the ciphering patterns include at least one pattern in which  
8 neither the address nor the data is enciphered (See Taguchi Col. 14 Paragraph 1 and Col. 20  
9 Paragraph 45-56 wherein the encryption being performed was a basic XOR and the encryption  
10 keys were chosen randomly. In this case, that the random key could be a string of all zeros, and  
11 XORing data with all zeros does not encrypt the data.)

12 However, Taguchi failed to disclose the ciphering of the address. Taguchi also failed to  
13 specifically state that the processing means was provided with cache memory, but Taguchi did  
14 imply that the cache memory was there (See Taguchi Col. 2 Line 55 Col. 3 Line 55).

15 Curran teaches that software can be protected from illegal copying by encrypting the  
16 addresses of the data being accessed in order to provide a non-sequential ordering of the data in  
17 memory as well as encrypting the data stored therein (See Col. 1 Paragraph 5 – Col. 2 Paragraph  
18 1 and Col. 3 Paragraph 3).

19 Furthermore, it was well known in the art at the time of invention that processors  
20 accessed data directly from cache memory and external storage, such as RAM, accessed the data  
21 from the cache memory (See Taguchi Col. 2 Line 55 Col. 3 Line 55). It therefore would have  
22 been obvious to the ordinary person skilled in the art at the time of invention to employ what was

Art Unit: 2131

1 known in the art at the time of invention to the processing system of Taguchi by storing data to  
2 be input and output by the processing means in cache memory. This would have been obvious  
3 because the ordinary person skilled in the art would have been motivated to decrease the access  
4 time to the data. In this combination, illicit access to the data in the cache would be prevented  
5 because the data sent out of the internal circuit from the cache would be encrypted (See Taguchi  
6 Col. 8 Paragraph 5).

7 It also would have been obvious to the ordinary person skilled in the art at the time of  
8 invention to employ the teachings of Curran to the invention of Taguchi in order to encrypt the  
9 addresses as well as the data on the external bus. This would have been obvious because the  
10 ordinary person skilled in the art would have been motivated to further protect the software and  
11 other data stored external from the data processor from illicit access.

12 Regarding claims 2 and 21, see the rejection of claim 1 and 20 above.

13 Regarding claims 3 and 22, Taguchi and Curran disclosed that the external circuit  
14 includes a plurality of external devices (See Taguchi Fig. 31 Elements 161-166), and said  
15 ciphering section performs ciphering using ciphering patterns according to said plurality of  
16 external devices, respectively (See Taguchi Fig. 15).

17 Regarding claims 6 and 25, Taguchi and Curran disclosed that the ciphering pattern  
18 determination means for recognizing a constitution of said external circuit and determining a  
19 ciphering pattern of said ciphering section according to the constitution of said external circuit  
20 (See Taguchi Col. 9 Paragraph 5 – Col. 10 Paragraph 1).

21 Regarding claims 7 and 26, Taguchi and Curran disclosed that the said ciphering section  
22 ciphers the address and the data on said bus line by ciphering patterns according to the plurality



1 of regions divided from the address space allotted to the entirety of said no less than one external  
2 device and according to application programs executed by said CPU (See Fig. 15 and Col. 8  
3 Lines 55-63).

4       Regarding claim 8, Taguchi and Curran disclosed a deciphering section connected to the  
5 externally extending portion of said bus line, and returning the ciphered address and the data on  
6 the bus line to an address and data which are not ciphered (See Taguchi Fig. 31 Element 154 and  
7 Col. 10 Lines 25-27).

8       Regarding claims 9 and 27, Taguchi and Curran disclosed ciphering pattern change  
9 means for changing a ciphering pattern whenever a predetermined initialization operation is  
10 carried out for one of the plurality of regions divided from the address space allotted to the  
11 entirety of said at least one external device (See Taguchi Fig. 11, Fig. 13, and Fig. 15).

12       Regarding claims 10 and 28, Taguchi and Curran disclosed that the ciphering section  
13 adopts a ciphering pattern in which ciphered data is changed according to the address, for one of  
14 the plurality of regions divided from the address space allotted to the entirety of said at least one  
15 external device, to thereby cipher the data (See Taguchi Fig. 11, Fig. 13, and Fig. 15).

16       Regarding claims 18 and 19, Taguchi and Curran disclosed that the internal circuit holds  
17 a ciphering pattern adopted by said ciphering section (See Taguchi Fig. 31 Element 155), the  
18 processing apparatus further comprises a tamper detection section detecting tamper, and  
19 ciphering pattern destruction means for destroying the ciphering pattern held in said internal  
20 circuit in response to tamper detection made by said tamper detection section (See Col. 9  
21 Paragraph 2).

Art Unit: 2131

1           Regarding claim 29, Taguchi and Curran disclosed an internal circuit including a CPU  
2     executing programs, at least one internal device having a predetermined function, wherein at  
3     least one internal device is an internal memory (See Taguchi Fig. 31 and Col. 13 Paragraphs 2-4  
4     wherein it is disclosed that the key supply stores keys and retrieves keys upon request); and a bus  
5     line connecting said CPU to said internal device, extending externally (See Taguchi Fig 31 and  
6     Claim 1 rejection), an external circuit including at least one external memory as an external  
7     device storing information provided externally of the externally extending portion of said bus  
8     line (See Taguchi Fig. 31 Elements 161 and 166) and transferring an address and data (See  
9     Taguchi Fig 31 and Claim 1 rejection); wherein said internal circuit has information rewrite  
10    means for ciphering and rewriting at least part of the information stored in said external memory  
11    in a predetermined initial operation (See Taguchi Fig. 13), to thereby prevent illicit access to the  
12    internal memory via the external memory (See the rejection of claim 1 above).

13           Claim 30 recites that the predetermined initial operation is an initialization operation  
14    when the power is first turned on. Taguchi disclosed checking for expiration of keys and  
15    updating the keys and re-ciphering accordingly (See Taguchi Fig. 12 and Fig 13). It was  
16    inherent that in order for proper key management, the expiration times were checked constantly,  
17    or else the keys would have expired unknowingly. Therefore, it was also inherent that the  
18    expiration times were checked upon power up, which constitutes an initialization procedure.

19           Regarding claims 12 and 31, Taguchi and Curran disclosed that the information rewrite  
20    means generates a random number, and performs ciphering by adopting a ciphering pattern using  
21    the generated random number (See Taguchi Col. 14 Lines 4-6).

22           Regarding claims 13-17 and 32-35, see Taguchi Col. 21 Paragraphs 5-6.

Art Unit: 2131

1           Claims 4 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over the  
2 combination of Taguchi and Curran as applied to claims 1 and 20 respectively above, and further  
3 in view of IBM (IBM Technical Disclosure Bulletin 19800601).

4           The combination of Taguchi and Curran disclosed the use of random number in  
5 generating keys (See Taguchi Col. 14 Lines 4-6), but the combination of Taguchi and Curran  
6 failed to disclose any information regarding times when the external bus was not being used.

7           IBM teaches that memory can be tested by generating random addresses, storing random  
8 data to the random addresses, and then checking that the generated data and the stored data are  
9 consistent.

10          It would have been obvious to the ordinary person skilled in the art at the time of  
11 invention to employ the teachings of IBM in the combination of Taguchi and Curran in order to  
12 test the memory when the external bus was not in use. This would have been obvious because  
13 the ordinary person skilled in the art would have been motivated to ensure that the external  
14 memory was working properly, thus ensuring data integrity.

15          Claims 5 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over the  
16 combination of Taguchi and Curran as applied to claims 1 and 20 respectively above, and further  
17 in view of Milhaupt et al. (U.S. Patent Number 5,706,445) hereinafter referred to as Milhaupt.

18          The combination of Taguchi and Curran disclosed the use of a processor and a separate  
19 encryption circuit (See Taguchi Fig. 31), but failed to disclose using separate clocks with the  
20 encryption clock being set at a higher frequency than the processor clock. However, Taguchi  
21 and Curran did disclose that when encrypted software was input to the system at the CD-ROM  
22 drive (See Taguchi Fig. 31) the decryption means had to decrypt the software and then the

Art Unit: 2131

1 encryption means had to encrypt the software and store the software in memory before the  
2 processor could access the software (See Taguchi Col. 10 Paragraph 1).

3 Milhaupt teaches that reducing the clock rate to the processor during times when the  
4 processor is not being used can dramatically reduce the power consumed by a processor.

5 It would have been obvious to the ordinary person skilled in the art to employ the  
6 teachings of Milhaupt in the combination of Taguchi and Curran in order to modulate the clock  
7 to the processor. This would have been obvious because the ordinary person skilled in the art  
8 would have been motivated to reduce the power consumed by the data processor while the  
9 processor was idle and waiting for the software to be re-encrypted and stored in memory.

### 10 *Conclusion*

11 Claims 1-36 have been rejected.

12 The prior art made of record and not relied upon is considered pertinent to applicant's  
13 disclosure.

14 i. Kadooka et al. (US Patent Number 5,428,685) disclosed a system which protects  
15 data in an external memory by encrypting the data and the address of the data before sending the  
16 data to the external memory.

17 ii. Collins et al. (US Patent Number 5,848,159) disclosed a system which encrypts  
18 data being sent to an external memory based on the address of the data.


19 iii. Grabon (US Patent Number 5,943,421) disclosed a system with an internal and  
20 external bus which encrypts data being sent to external memory via the bus.


Art Unit: 2131

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew T. Henning whose telephone number is (571) 272-3790. The examiner can normally be reached on M-F 8-4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
Matthew Henning  
Assistant Examiner  
Art Unit 2131  
12/7/2005

  
Primary Examiner  
AU2131  
12/14/05